I . I n t r o d u c t i o n
A physically unclonable function (PUF) in modem sil icon technologies is an essential circuit primitive for onchip security and cryptographic applications. As one of the most common applications, the PUF-based key generation procedure [1] harvests the entropy from uncontrollable process variations of a PUF, as illustrated in Fig. 1 . Typically, the data obtained from a PUF, namely raw PUF data, do not have full-entropy and good stability. In order to generate a cryptographic key which meets certain standards, the raw data need to be post-processed, including entropy extraction and error correction [1] . An error correcting code (ECC), or called helper data, is stored in a non-volatile memory (NVM) to assist the post-processing circuits during the key-generation procedure.
A. Stability o f PUF
In recent PUF works [2] - [7] , the stability is considered as a major concern, since it usually takes more resource to be optimized. On the other hand, a PUF with an excellent native stability, i.e. the stability of raw PUF data, is beneficial, especially for an application in which no NVM is accessible. Since the ECC cannot be stored, it necessitates a bit-error-rate (BER) of 0%, which is considered as the ideal stability.
Temporary majority voting (TMV) [1] and dark-bit masking [2] methods are widely used to improve the bit stability of PUFs, but both cases have their own limitations. The TMV can reduce BER, but is insufficient for elimination. Using a darkbit mask to filter out the unstable PUF bits was reported having 0% BER from the unmasked PUF bits [2] , it however requires more testing time and/or additional circuitry to identify the unstable bits. Moreover, once a NVM is required to store the masking information locally, there is not much distinction between the traditional error correction methods.
B. Approaches towards ideal stability
Recently, two major approaches were proposed to achieve an ideal native bit stability. The first one is to exploit the variability of emerging memory devices, such as the resistive-RAM (RRAM) based PUFs [8] . The bit stability in such case is usually good but is out of scope for this work, since it is linked to the specific device physics. The other approach is based on aging effects that can be electrically induced, such as biasedtemperature instability (BTI) [3] , hot-carrier injection (HCI) [4] and oxide breakdown (BD) [5] - [7] . In this paper, we will focus on the stability aspects of our proposed PUF using soft oxide breakdown (SBD), namely soft-BD PUF, with detailed experiments on the chips fabricated in 40nm.
II. C i r c u i t d e s i g n a n d o p e r a t i o n
The unit cell and array of the soft-BD PUF (Fig. 2) , was first introduced in [6] , without any periphery circuit. The three transistor (3T) unit cell consists of two minimum-sized NMOS transistors, which will be stressed to generate random softbreakdown, and one PMOS transistor serves as the word line (WL) selector. The proposed PUF circuit in Fig. 2 is designed as a 32-by-32 array, with periphery circuits including sense amplifiers (SA) and other control logic. The operating concept of the PUF cell and array will be first introduced; followed by the readout scheme utilizing the proposed reference-free sense-amplifiers.
A. PUF cell and array
As illustrated in Fig. 2 , a soft-breakdown path will occur in one of the two NMOS transistors, and the detailed procedure towarding this result can be found in [6] . Briefly, once a high (1), in which n is a scaling parameter. The leakage current, which flows through the unbroken gate oxides, is also widely distributed but has no strong voltage dependency. A more detailed explanation can be found in [6] .
voltage stress is applied to Vd d , pu f and a W L is enabled, a dielectric breakdown will eventually occur in a NMOS transistor, and the stress voltage and current will be both limited by the PMOS transistor as soon as this event occurs. The subsequent voltage stress will be too small to trigger another breakdown, and the breakdown path will not be able to grow towards the "hard" breakdown (HBD).
The main reason of aiming soft breakdown is to have less visibility, making it more secure against invasive attacks. Note that the HBD spots in nanoscale anti-fuse devices are not detectable by the scanning electron microscope (SEM) [9] , so as the PUF in [7] . It can be, however, detected by the transmission electron microscope (TEM), as discussed in [10] , while a SBD spot is much less obvious in this case. Even though using a powerful tool like TEM to attack a PUF is unrealistic, it is still reasonable to consider using SBD, as a precaution for the rapid advancing of attacking techniques.
The PUF cells are organized as a typical array with shared word lines and bit lines (BLs), the layout of the PUF cell and array are shown in Fig. 5 . Note that for experiment and modeling purposes, the current flows through individual BLs can be directly multiplexed to sensing pads for external DC measurements (similar to [6] ). The locations of BD spots obtained based on these DC measurements, exactly matches the PUF data generated by the SAs as expected (not shown). 
B. Reference-free sense-amplifier
The current flow through the soft breakdown spot exhibits approximately an exponential voltage dependence, as dis cussed in [6] . It leads to very low BD currents at low Vdd, in addition to a strong variation between devices (from 5nA to 200nA at Vd d = 0 .9 V ), as shown in Fig. 3 . Consequently, the sense-amplifier has to sense the current in the nA range at nominal Vdd and below, which is not a typical current sensing range of a SA used for SRAMs. Note that in [7] , a single-ended SA with reference voltage works well on sensing currents from the ruptured spots with equivalent resistance < lOOkQ.
This technique, however, cannot be directly adapted to fit the SBD spots, since it is rather difficult to define an optimized reference voltage or current.
In order to solve this issue, a dedicated reference-free SA is designed, as shown in Fig. 4 , consisting of a current-mirror input stage and a cross-coupled pair second stage (in darker lines). As illustrated by the timing diagram, a readout cycle starts with resetting the SA when CLK is set to 1. Current sensing starts when CLK is set to 0, the soft-BD current from either BL or BLB will be amplified to cause a fast discharging on Vl or Vr . The second stage will be latched once sensing a certain difference between Vl and Vr. The state (Data) of the final SR-latch will be updated accordingly, which is ready for DFF registering at the next clock rising edge.
Each bit-line pair consists of 32 PUF cells is connected to an individual sense amplifier, in order to avoid the addi tional series resistance from a multiplexer, which degrades the sensing resolution. Having multiple SAs increases the overall throughput as well, since multiple bits can be readout in parallel. Note that only a small amount of area overhead is introduced by placing multiple SAs, as shown in Fig. 5 .
III. E x p e r i m e n t d e s c r i p t i o n a n d r e s u l t s For experimental characterization of the soft-BD PUF, the test chips are packaged and measured on a PCB; a packaged chip is shown in Fig. 5 . An FPGA is being used to generate the control signals; it also receives and synchronizes the digital output signals from the PUF chips. 
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A. Bit stability
As the voltage dependence is a major concern for the soft-BD PUF, we first examine the stability at different Vdd> as shown in Fig. 6 at the room temperature. The PUF is well functioning down to Vdd=0.7V; the bit-error-rate (BER) is below 0.1% at 0.7V and is 0% (ideal) for V d d >0.8V. Note that the error-free region well covers the ±10% of the nominal Vdd (0.9V for this 40nm technology).
The stability at reduced and elevated temperature has been tested using a temperature chamber. Note that an on-chip poly-heater, like the one characterized in [6] , was used as an alternative heat source for 60 °C and above. The temperature inside the chamber cannot be further increased due to the temperature limit of the connecting cables.
As shown in Fig. 7 , both the ratio of unstable bits and BER remain 0% at the room temperature and below. When operating at V d d =0.9V, this excellent stability holds until 120°C. Once the Vdd is lowered to 0.8V, some of the PUF bits become unstable at 60°C. This result is in contrast to the temperature dependence of the current ratio observed in [6] , where a better stability is expected at an elevated temperature. This effect can be attributed to the performance degradation of the SAs at higher temperature, and is verified by simulation, as shown in Fig. 8 . The difference betweenVl and VRbecomes smaller when the circuit is heated up, which makes it more sensitive to noise, and hence the output becomes less stable. 
B. Randomness and Uniqueness
The quality of PUF data is typically checked by three indices: randomness (bias), uniqueness (hamming distance) and spatial correlation (auto-correlation function). The normal ized hamming weight (number of " l "s) distribution of 128-bit words from 20 measured PUF arrays shows no bias, as shown in Fig. 9 (a) . The auto-correlation function (ACF) of PUF data, as the example shown in Fig. 9 (b) , is also computed and plotted in Fig. 10 . All the data sequences have passed the requirement of the auto-correlation test specified in AIS31 (T5) [11] , which checks the bitwise correlation. As the result, we conclude that the PUF bits are uncorrelated, and hence no spatial correlation within PUF chips.
Hamming Weight (normalized) (a) The resulting hamming distance from the 128-bit words are plotted in Fig. 11 , which is almost identical to the ideal values. Moreover, the identifiability, which is defined as the ratio of the inter and intra hamming distance, is infinite at the nominal operating condition, as a benefit from the ideal stability. The comparison with prior works is shown in Table I . The proposed soft-BD PUF shows no downside among all the performance indices. The minimum VDD to obtain 0% BER in the experiments is higher than [7] , but the energy consumption is much lower. The relatively low resistance of the "hard" breakdown spot results in a higher current level comparing to the soft-BD current, especially at low VddConsequently, the proposed soft-BD PUF is less robust against the extreme operating conditions comparing to [7] , but it keeps several advantages, including good energy efficiency and less visibility. Moreover, we have noticed that the degrading stability at higher temperature is mainly originated from the custom designed sense-amplifier, i.e. not the PUF cell itself. In other words, the SA design can be further improved to obtain better temperature stability.
The SA-PUF with hot-carrier injection based stabilization technique [4] shows BER=0% as well, but it necessitates a relatively long burn-in period (25 s) to achieve this target. The uniqueness is also worse as the average HD,nter is apart from 0.5, which may be attributed to the additional circuitry to enables this HCI bum-in procedure.
For the SRAM-like hybrid PUF [12] , it utilize bum-in, TMV and dark-bit masking to reduce the instability while keeping an excellent energy efficiency, but it is insufficient to achieve a BER of 0%. The error correcting logic and NVM is therefore not removable for this case.
Besides all the advantages of the soft-BD PUF, it should be noted that the additional procedure to generate the oxide breakdown spots also occupies resources. It requires either an additional pin or an on-chip high-voltage generator and more testing time. Nevertheless, once considering the trade-off between an embedded NVM for error correction, the proposed soft-BD PUF stays competitive even in terms of cost.
V . C o n c l u s i o n A PUF using the randomness from the soft oxide break down mechanism in MOSFETs has been demonstrated. The reference-free sense amplifier can distinguish the current dif ference in the nA range, resulting in an excellent bit stability over a wide range of voltage and temperature variations. The soft-BD PUF also shows good randomness and uniqueness; it also consumes less energy per bit comparing to the designs using hard oxide breakdown. The experimental results prove that the soft breakdown mechanism is suitable for high quality PUF implementations, in particular for the on-chip stable key generation without error correction. The less-visible nature of the soft-BD spots also makes it a more viable candidate for the applications with higher security requirements.
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